


# Status on ETM

SungHyun Kim  
Hanyang University  
TRG DAQ Workshop  
Aug. 2017


# Contents

- Latency Measurement
  - ECL-TRG Timing Decision Logic Update
- Other Logic Update
- Zero Suppression
- To-Do List

# ETM Trigger Flow Chart





# ETM Trigger Flow Chart



# Latency Check

- Measure latency from Scintillator to GDL @ Detector by Nakazawa-san.

## Double peak ecltrg trigger timing




- Double peak trigger timing was found by GDL and reported by Nakazawa-san.  
~125ns timing difference.
- Alex also reported ~100ns trigger timing in ECL data taken based on a trigger by only ECL trigger.
- Confirmed double peak trigger timing at B2 setup.
- Found in CDC data by Taniguchi-san too.
  - But actually triple peak in CDC data...

ECL-Meeting : 12th May, 2017

# Update Logic and Measure Latency

1. Fix the double peak problem
2. Update TRG Logic
  - Using **B2** setup, we got improved latency.




| Latency (ns) | EH     | B2     |
|--------------|--------|--------|
| Old          | 3752.3 | 2705.4 |
| New          | ????   | 2557.0 |

148.4 ns

# Update Logic and Measure Latency

1. Fix the double peak problem
2. Update TRG Logic
  - Using **B2** setup, we got improved latency.



| Latency (ns) | EH                   | B2     |
|--------------|----------------------|--------|
| Old          | 3752.3               | 2705.4 |
| New          | 3603.9<br>(expected) | 2557.0 |


Expected Target Latency :

$$3800 \text{ ns} = 3600 + \alpha \text{ (bhabha + physics + etc)}$$

148.4 ns

# TSim Study


- In order to check the performance of new ETM logic, we prepare TSim study.
- Add BRAM to ETM firmware for storing TSim data.
- I.S. Lee prepare TSim data
  - Condition : 10K Bhabha events, 10K Y(4S) events w/o Beam BG
- Compare the output of ETM firmware and TSim result.



- We have got 99.9% consistency btw TSim & Firmware.
  - All inconsistent events occurred because of different data type btw Real(TSim) and Integer(Firmware)
    - Integer type TSim or Firmware simulator is needed.
  - Here, we compare three items
    - Bhabha TRG signal(on/off), ICN, and Total Energy(GeV, second decimal place).




# ETM Trigger Flow Chart



# Belle I type Bhabha Logic

- Belle I type Bhabha logic is prepared in ETM firmware.


$\phi$ -ring combinations in Belle II environment



- Belle I type Bhabha Logic
  - $\Phi$ -ring sum with asymmetric energy cut
  - + ICN Logic (Belle I)
- Plan
  - $\Phi$ -ring sum(2D)  $\Rightarrow$  3D
  - ICN  $\Rightarrow$  Cluster

by I.S. Lee

# ETM Trigger Flow Chart



# Zero Suppression

- Current ECL-TRG data size to store daq copper is 12800 bit.
  - $576 \text{ TC} \times 22 \text{ bit (flag, timing, energy)} = 12672 \text{ bit} + \alpha \text{ (R\&D)}$
- Because of resource limitation in FPGA, ETM can't keep long data in B2L buffer.
  - Also timing constraint fit error was happened.
- We decide to reduce data size by suppressing unnecessary TC data.
- Max. # of TC Hit in Total (in firmware) : 63 (if needed, can increase)
  - TSim : ~30 for Y(4S) w/ BG
- Current Data. :  $576 \times 22 \text{ bit (flag, timing, energy)} + \alpha \Rightarrow 12800 \text{ bit}$
- Suppressed Data :
  - (Max)  $63 \times 30 \text{ bit} + \alpha \approx 2000 \text{ bit} = (1/6) \times \text{current data}$
  - (Bhabha)  $3\sim5 \times 30 \text{ bit} + \alpha = 100\sim200 \text{ bit}$
  - (Y(4S))  $10\sim30 \times 30 \text{ bit} + \alpha = 300 \sim 1000 \text{ bit}$
  - (30 bit = 10 bit TC ID, 8 bit timing, 12 bit energy)
- Using Chipscope, we check our new logic works well.
- B2Link Buffer update is needed.

# Summary / Plan


- ECL-TRG Logic Update
  - Double peak problem disappeared.
  - Reduce ETM latency.
- Belle I type Bhabha Logic.
- Zero suppression Logic is ready.
  - B2Link Buffer modification is needed.
- ETM → GDL : Fine timing (LSF = 1 ns) with ECL-TRG
- ETM → GRL : Dummy Data
  
- ECL-TRG Logic update
  - BG veto logic (~ 1 mon)
  - Clustering Logic (~ 1~2 mon)
    - 3D Bhabha veto logic (~ 1 mon)

# Backup


# ECL-TRG Timing Decision Logic Update (1)

- Update trigger logic


- old logic (second peak)



- old logic (first peak)




- new logic (update)



# ECL-TRG Timing Decision Logic Update (2)


- I realize ETM timing decision logic is different from TSim logic.
  - Current Logic






# ECL-TRG Timing Decision Logic Update (2)

- I realize ETM timing decision logic is different from TSim logic.
  - **TSim** Logic (case 1)



# ECL-TRG Timing Decision Logic Update (2)

- I realize ETM timing decision logic is different from TSim logic.
  - TSim** Logic (case 2)



# Result

